

ESD-RELIABILITY INFLUENCES OF AN HV NLDMOS WITH DIFFERENT EMBEDDED SCR STRUCTURES IN THE DRAIN SIDE

SHEN-LI CHEN & MIN-HUA LE E

Department of Electronic Engineering, National United University, Taiwan

ABSTRACT

In this paper, implants of a P^+ continuous strip-type in the drain-end of nLDMOS to form nLDMOS-SCR embedded structures are investigated by a 0.25- μm 60-V BCD process. Here, the first part of this paper will aim to verify the influence of nLDMOS-SCR with different P^+ implant location on the anti-ESD ability. The I_{t2} value of a "pnp"-arranged type nLDMOS-SCR is 3 times more than that of an "npn"-arranged type nLDMOS-SCR. The second part is a dual embedded parasitic SCR structure, this architecture will result in the adjacent two fingers of MOSFETs don't have to share the same parasitic SCR. The results revealed a dual embedded parasitic SCR indeed has a higher I_{t2} value (up to 10.36% increasing) than that of a single embedded parasitic SCR.

KEYWORDS: Electrostatic Discharge (ESD), Embedded SCR, Holding Voltage (V_h), N-Channel Lateral Double-Diffused MOS (nLDMOS), Latch-Up Effect, Secondary Breakdown Current (I_{t2}), Trigger Voltage (V_{tl})

Received: Mar 01, 2016; **Accepted:** Mar 10, 2016; **Published:** Mar, 16, 2016; **Paper Id.:** IJEEERAPR201604

1. INTRODUCTION

High-voltage (HV) lateral double-diffused MOS (LDMOS) transistors are widely used in many areas nowadays, such as power electronics switching components, power management circuits, automotive electronics, and LCD driver [Nakamura et al. 2000; Wilson et al. 2003; Bagger et al. 2007; Ko et al. 2015]. However, an LDMOS has a very high operating voltage resulting in needing for better reliability and carrying large current ability, so effectively discharge large current has become very important.

Meanwhile, the HV n-channel LDMOS (nLDMOS) is often self used to as an ESD protection element which is due to occupy fairly large layout, therefore need high efficient ESD protection elements in I/O pads [Lee et al. 2010; Cao et al. 2010; Wang et al. 2010; Chen et al. 2015]. It has several obviously disadvantages include V_{tl} too high, V_h too low and cannot uniform turn-on with multi-finger structure, result in low ESD level of per unit length for the HV nLDMOS. On the other hand, conventional SCRs [Huang et al. 2013; Lin et al. 2013; Wang et al. 2014] are used in low-voltage and high-voltage applications because they have a very strong ESD robustness. And, an HV SCR has a very strong ESD capacity of per unit length and is used in power circuit applications. But they still have some drawbacks, including higher V_{tl} , lower V_h etc. Recently, some studies combine these two devices [Pendharkar et al. 2000; Lee et al. 2002; Walker et al. 2007; Chen et al. 2015], using implanted a P^+ stripe on nLDMOS drain side to form an nLDMOS embedded with an HV SCR device (hereafter termed the nLDMOS-SCR). In these literatures, these are lacking in a systematic evaluation. Then, what will be really happened, and is there any other structure solutions for anti-ESD robustness? In this work, entire DUTs are fabricated by a 0.25- μm 60-V BCD process. The multi-finger structure of nLDMOS used in this work, the channel length (L) is kept to be 2- μm ,

channel width of each finger (W_f) is 100- μm , finger numbers $M= 6$, and the total channel width (W_{tot}) is kept a constancy, 600- μm . The Reference (or benchmark) DUT was a pure nLDMOS.

2. LAYOUT DESIGN OF HV DEVICES

2.1 HV nLDMOS with a Continuous Single-Embedded SCR in the Drain Side

Figures 1(a)~ 1(b) are the layout and cross-sectional view of HV nLDMOS-SCR, from that can be seen a parasitic SCR is formed by implanting P^+ in the middle of the drain side, we called this structure is the "*npn*"-arranged type nLDMOS-SCR in this paper (diffusion region of drain side is $N^+-P^+-N^+$). Then, changing the implant locations of P^+ implants in both side of N^+ region as shown in Figures 2(a)~ 2(b). We called this structure is the "*pnp*"-arranged type nLDMOS-SCR in this paper. By using these two different layouts to verify only changing the implant location of P^+ will create what kind of changing to the anti-ESD immunity. In order to enhance the accuracy of results, all of the layout size in the drain side, the area ratio of P^+ and N^+ , and the total contact numbers are fixed. Thus, only the implant position of P^+ is varied.




Figure 1: (a) Cross-Sectional View; and (b) Layout Schematic Diagram of the HV nLDMOS with a Continuous Stripe "*n-p-n*"-Arranged Type in the Drain-Side




Figure 2: (a) Cross-Sectional View; And (b) Layout Schematic Diagram of the HV nLDMOS with a Continuous Stripe "pnp"-Arranged Type in the Drain-Side

2.2 HV nLDMOS with Continuous Dual-Embedded SCRs in the Drain Side

We extend the concept of section 2.1, because one embedded SCR structure is adjacent two stripe MOSTs and shared the same parasitic SCR ability in the previous section. Therefore, we bring an idea let one parasitic SCR split into two parasitic SCR in the drain side, two split P⁺ diffusion region will be implanted in the drain side, let each finger of MOST has a reserved parasitic SCR ability. Therefore, the drain side will be divided into five regions; the drain side will be formed as an nLDMOS-SCR with the "npnnpn"-arranged type or the "pnpnnp"-arranged type. These new structures are shown in Figures 3~ 4. In the same time, all of the layout size in the drain side, the area ratio of P⁺ and N⁺, and the total contact numbers are kept same as the previous DUTs (shown in Figures 1~2). Thus, only the implant location of P⁺ is altered. The anti-ESD capability of dual embedded SCRs will be verified and compared with a traditional nLDMOS (none with any parasitic SCR structure), which is taken as the standard reference DUT.






Figure 3: (a) Cross-Sectional View; And (b) Layout Schematic Diagram of the HV nLDMOS with Continuous Stripe "npnnpn"-Arranged Type in the Drain-Side





(b)

Figure 4: (a) Cross-Sectional View; and (b) Layout Schematic Diagram of the HV nLDMOS with Continuous Stripe "pnpnpn"-Arranged Type in the Drain-Side

3. TLP TESTING EQUIPMENT SYSTEM

A transmission-line-pulse (TLP) system for experimental testing is controlled by the LabVIEW software. It managed the subsystem electrical machine such as the ESD pulse generator, the high-frequency digital oscilloscope and the digital power electric meter instruments to achieve the automatic measurement. This machine can provide a continuous step-high square wave to device, and short raise time of the continuous square wave can also simulate transient noise of ESD. This HBM-like system has used the short square wave with 100ns pulse widths and 10ns rising/falling times to evaluate the voltage and current response of device. These short pulses in a TLP are used to simulate an ESD wave acting on a protective device. Therefore, the I-V characteristics of device can be obtained, such as the trigger voltage (V_{t1}), trigger current (I_{t1}), the holding voltage (V_h) and holding current (I_h), the secondary breakdown voltage (V_{t2}) and current (I_{t2}).

4. MEASURE RESULTS AND DISCUSSIONS

Each layout-type of nLDMOS-SCR DUTs with continuous stripe distributions in the drain-side had been tested, the TLP data shown in Figure 5 and Table 1. From these data, we can see that the I_{t2} values of the "pnp"-arranged type and "pnpnpn"-arranged type are much larger than that of the "npn"-arranged type and "npnnpn"-arranged type among these nLDMOS-SCR DUTs (more than $2.91 \times$ whatever types). Due to the electric power limitation of this TLP measurement system, a measurement will be stopped when the internal current of DUTs is more than 9 A. The N^+ diffusion region of "pnp"-arranged type and "pnpnpn"-arranged type among an nLDMOS-SCR in the drain-side is far away from the shallow-trench-isolation (STI) region, the high field (or hot spot) which generated by N^+ /HVNW junction far away from the STI region, too. In the same time, the major ESD dissipation region, i.e. an embedded SCR, is implemented in a shorter path. These distinguishing features make the ESD robustness of "pnp"-arranged type and "pnpnpn"-arranged type higher than that of "npn"-arranged type and "npnnpn"-arranged type among these nLDMOS-SCR DUTs.

And, the event which is worth paying attention, the anti-ESD abilities of the "npn"-arranged type and "npnnpn"-arranged type are worse than the Ref. DUT (pure nLDMOS). The I_{t2} values decreased for the parasitic embedded "npn"-arranged type SCRs (13.31% decreased) and the parasitic embedded "npnnpn"-arranged type SCRs (4.33% decreased) as compared with the Ref. DUT. Therefore, the ESD robustness can't be efficiently increased with these embedded SCRs. Nevertheless, the I_{t2} value of "npnnpn"-arranged type is higher than that of the "npn"-arranged type (10.36% increased); this means that a complete parasitic SCR structure which can be used is good for anti-ESD capability.




Figure 5: High-Current Snapback Curves and Leakage Currents of nLDMOS DUTs with Various Drains Engineering (Continuous Stripe SCRs)

Table 1: High-Current Snapback Parameters of an nLDMOS with various Drains Engineering (σ Was Calculated by 3 Samples)

nLDMOS_SCR ($W_f=100\mu m$)		V_{t1} (V)	V_h (V)	I_{t2} (A) (mean $\pm \sigma$)
Continuous Stripe Type	Ref. Device	84.96	13.5	3.23 ± 0.17
	npn-type	84.42	13.47	2.8 ± 0.21
	pnp-type	81.03	9.3	>9
	npnnpn-type	84.70	12.92	3.09 ± 0.11
	pnppnp-type	84.70	8.57	>9

5. CONCLUSIONS

From this paper, it can be found that the P⁺ implanted location of an nLDMOS with embedded SCRs in the drain-side will have a strong impact on the anti-ESD robustness. In continuous stripe styles, the "pnp"-arranged type has a better I_{t2} value as compared with the Ref. DUT and "npn"-arranged type, the I_{t2} value of "pnp"-arranged type are 3 times than that of an "npn"-arranged type. Similarly, as for the continuous dual embedded SCRs, the "pnppnp"-arranged type has better I_{t2} values (which greater than that of the "npnnpn"-type about 3 times); and the "npnnpn"-arranged type have a better I_{t2} value as compared with the "npn"-arranged type. Therefore, it confirms that a complete parasitic SCR which shared by one nLDMOS has higher ESD robustness than that it shared with two adjacent devices.

6. ACKNOWLEDGEMENTS

In this work, authors would like to thank the National Chip Implementation Center in Taiwan for providing the process information and fabrication platform. And, authors would like to acknowledge the financial support of the Ministry of Science & Technology of Taiwan, through grant number MOST 103-2221-E-239-014..

7. REFERENCES

1. Nakamura, K., Kawaguchi, Y., Karouji, K., Watanabe, K., Yamaguchi, Y., Nakagawa, A. (2000). Complementary 25 V LDMOS for analog applications based on 0.6 μ m BiCMOS technology. *Bipolar/BiCMOS Circuits and Technology Meeting*, 94-97.
2. Wilson, P.H. (2003). A novel trench gate LDMOS for RF applications. *13th International Crimean Conference on Microwave and Telecommunication Technology*, 214-215.
3. Bagger, R., Andersson, P., Shin, C.D. (2007). 20-Watt LDMOS Power Amplifier IC for Linear Driver Application. *IEEE/MTT-S International Microwave Symposium*, 1075-1078.
4. Park, S.-Y., Son, S.H., Chung, W.S. (2007). High Voltage High Speed Low Power Rail-to-Rail Source Driver for 8-bit Large TFT LCD Applications. *IEEE Transactions on Consumer Electronics*, 53(4), 1589-1594.
5. Sithanandam, R., Kumar, M.J. (2010). A New Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications. *23rd International Conference on VLSI Design*, 230-234.
6. Zhou, Y., Zhang, W., Wang, L., Xie, H., Ding, C. (2011). A 230 watts RF LDMOS high power amplifier for WCDMA application. *IEEE 13th International Conference on Communication Technology (ICCT)*, 298-301.
7. Choi, Y.-K., Park, I.-Y., Oh, H.-S., Lee, W., Kim, N.-J., Yoo, K.-D. (2012). Implementation of low V_{gs} (1.8V) 12V RF-LDMOS for high-frequency DC-DC converter applications. *24th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 125-128.
8. Lee, K., Jeon, H., Cho, B., Cho, J., Pang, Y.-S., Moon, J., Kwon, S., Hebert, F., Lee, J., Lee, T. (2013). 0.35 μ m, 30V fully isolated and low-Ron nLDMOS for DC-DC applications. *25th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 163-166.
9. Ko, K., Park, J., Eum, J., Lee, K., Lee, S., Lee, J. (2015). Proposal of 0.13 μ m new structure LDMOS for automotive PMIC. *73rd Annual Device Research Conference (DRC)*, 119-120.
10. Lee, J.-H., Su, H-D., Chan, C.-L., Yang, D., Chen, J.F., Wu, K.M. (2010). The influence of the layout on the ESD performance of HV-LDMOS. *22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, 303-306.
11. Cao, Y., Glaser, U., Willemen, J., Frei, S., Stecher, M. (2010). On the dynamic destruction of LDMOS transistors beyond voltage overshoots in high voltage ESD. *32nd Electrical Overstress/ Electrostatic Discharge Symposium (EOS/ESD)*, 1-10.
12. Wang, C.-T., Ker, M.-D. (2010). ESD Protection Design With Lateral DMOS Transistor in 40-V BCD Technology. *IEEE Transactions on Electron Devices*, 57(12), 3395-3404.
13. Jiang, L., Fan, H., He, C., Zhang, B. A reduced surface current LDMOS with stronger ESD robustness. *IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT)*, 1-3.
14. Park, J., Orshansky, M. O. (2012). Abnormal ESD failure mode with low-voltage turn-on phenomenon of LDMOS output driver. *IEEE International Reliability Physics Symposium (IRPS)*, EL.1.1-1.4.
15. Shrivastava, M., Gossner, H. (2012). A Review on the ESD Robustness of Drain-Extended MOS Devices. *IEEE Transactions on Device and Materials Reliability*, 12(4), 615-625.
16. Appaswamy, A., Farbiz, F., Salman, A. (2014). Novel area-efficient techniques for improving ESD performance of drain extended transistors. *IEEE International Reliability Physics Symposium (IRPS)*, 4C.1.1-1.7.
17. Chen, Z., Salman, A., Mathur, G., Boselli, G. (2015). Design and optimization on ESD self-protection schemes for 700V LDMOS in high voltage power IC. *37th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)*, 1-6.

18. Huang, C.-Y., Chiu, F.-C., Chi, J.-F., Huang, Y.-J., Chen, Q.-K., Tseng, J.-C. (2013). A high latchup-immune ESD protection SCR-incorporated BJT in deep submicron technology. *20th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)*, 72-77.
19. Lin, C.-Y., Ker, M.-D. (2013). SCR device for on-chip ESD protection in RF power amplifier. *IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC)*, 1-2.
20. Lin, C.-Y., Tsai, S.-Y., Chu, L.-W., Ker, M.-D. (2013). Large-Swing-Tolerant ESD Protection Circuit for Gigahertz Power Amplifier in a 65-nm CMOS Process. *IEEE Transactions on Microwave Theory and Techniques*, 61(2), 914-921.
21. Wang, L., ma, R., Zhang, C., Dong, Z., Lu, F., Wang, A., Wang, X., Liu, J., Fan, S., Tang, H., Chi, B., Wu, L., Ren, T.L. (2014). Scalable behavior modeling for SCR based ESD protection structures for circuit simulation. *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2333-2336.
22. Pendharkar, S., Teggatz, R., Devore, J., Carpenter, J., Efland, T., Tsai, C.-Y. (2000) SCR-LDMOS. A novel LDMOS device with ESD robustness. *12th International Symposium on Power Semiconductor Devices and ICs*, 341-344.
23. Lee, J.-H., Shih, J.R., Tang, C.S., Liu, K.C., Wu, Y.H., Shiue, R.Y., Ong, T.C., Peng, Y.K., Yue, J.T. (2002). Novel ESD protection structure with embedded SCR LDMOS for smart power technology. *IEEE International Reliability Physics Symposium (IRPS)*, 156-161.
24. Walker, A.J., Ward, S.T., Puchner, H. (2007). Novel Robust High Voltage ESD Clamps for LDMOS Protection. *IEEE International Reliability Physics Symposium (IRPS)*, 596-597.
25. Zhang, P., Wang, Y., Jia, S., Zhang, X. (2010). Study of LDMOS-SCR: A high voltage ESD protection device. *10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)*, 1722-1724.
26. Liu, S.-Y., Sun, W.-F., Pan, H.-W., Wang, H., Qian, Q.-S. (2012). A novel latch-up free SCR-LDMOS for power-rail ESD clamp in half-bridge driver IC. *IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT)*, 1-3.
27. Huang, Y.-C., Dai, C.-T., Ker, M.-D. (2013). Self-protected LDMOS output device with embedded SCR to improve ESD robustness in 0.25- μm 60-V BCD process. *IEEE International Symposium on Next-Generation Electronics (ISNE)*, 116-119.
28. Ma, F., Zhang, B., Han, Y., Zheng, J., Song, B., Dong, S., Liang, H. (2013). High Holding Voltage SCR-LDMOS Stacking Structure With Ring-Resistance-Triggered Technique. *IEEE Electron Device Letters*, 34(9), 1178-1180.
29. Arbess, H., Bafleur, M., Tremouilles, D., Zerarka, M. (2014). Combined MOS-IGBT-SCR Structure for a Compact High-Robustness ESD Power Clamp in Smart Power SOI Technology. *IEEE Trans. on Device and Materials Reliability*, 14(1), 432-440.
30. Chen, S.-L., Huang, Y.-T. (2015). Drain-side discrete-distributed layout influences on reliability issues in the 0.25 μm 60-V power pLDMOS. *IEEE 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia)*, 581-587.